

Interfacing of memory and I/O:

- The operation, $\overline{\text{IOW}}$ performs
 - write operation on input data
 - write operation on output data
 - read operation on input data
 - read operation on output dataAnswer: B
- If a typical static RAM cell require 6 transistors then corresponding dynamic RAM requires
 - 1 transistor along with capacitance
 - 2 transistors along with resistance
 - 3 transistors along with diode
 - 2 transistors along with capacitanceAnswer: A
- If the size of a memory chip is 512 x 1 bits how many chips are required to make up 1 K bytes of memory?
 - 2
 - 8
 - 16
 - 1024Answer: C
- If the memory chip size is 1024 x 4-bits how many chips are required to make 4K bytes of memory?
 - 4
 - 8
 - 16
 - 4096Answer: B
- The synchronization between microprocessor and memory is done by
 - ALE signal
 - HOLD signal
 - READY signal
 - None of theseAnswer: C
- For the most Static RAM the write pulse width should be at least
 - 10ns
 - 60ns
 - 300ns
 - 1 μ sAnswer: B
- SD RAM refers to
 - Synchronous DRAM
 - Static DRAM
 - Semi DRAM
 - Second DRAMAnswer : (A)
- Access time is faster for
 - ROM
 - SRAM
 - DRAM
 - EPROMAnswer: B
- The no. of address lines required to address a memory of size 32 K is
 - 15 lines
 - 16 lines
 - 18 lines
 - 14 linesAnswer: A

Programmable Interval Timer:

1. The number of counters that are present in the programmable timer device 8253 is
A. 1 B. 2 C. 3 D. 4 Answer: C
2. The operation that can be performed on control word register in 8253 is
A. read operation B. write operation
C. read and write operations D. none Answer: D
3. The mode of 8253 that is used to interrupt the processor by setting a suitable terminal count is
A. mode 0 B. mode 1 C. mode 2 D. mode 3
Answer: A
4. The generation of square wave is possible using 8253 in the mode
A. mode 1 B. mode 2 C. mode 3 D. mode 4
Answer: C
6. In control word register of 8253, if SC1=0 and SC0=1, then the counter selected is
A. counter 0 B. counter 1 C. counter 2 D. none
Answer: B
7. The control word register contents of 8253 are used for
A. initialising the operating modes B. selection of counters
C. choosing binary/BCD counters D. all of the above
Answer: D
8. 8253 chip is _____ chip.
A. timer counter B. the interrupt controller.
C. the DMA controller D. general-purpose parallel interface
Answer: A
9. 8253 counter pin OUT is to _____. (A)
A. indicates the counting process ends B. start counting process
C. control counting process D. input clock signal
Answer: A
10. The 8253 contains _____ counters
A. 2-16 bit B. 3-16 bit C. 2-8 bit. D. 3-8 bit
Answer: B
11. In 8253 there are _____ pins
A. 20 B. 24 C. 30 D. 40 Answer: B
12. 8086 microprocessor is interfaced to 8253 a programmable interval timer. The maximum number by which the clock frequency on one of the timers is divided by
a) 2^{16} b) 2^8 c) 2^{10} d) 2^{20} Answer: A